

Leopard Block Diagram

Project code: 91.49Q01.001
PCB P/N : 48.49Q01.001
REVISION : 04221-2 DF

CLK GEN³
ICS954206AG

4,5
Mobile CPU
Celeron/Dothan

DDR1*2
333MHz^{11,12}

6,7,8,9,10
Alviso
GML

16,17,18,19
ICH6-M

22
PCI 1510
CARDBUS

23
PCMCIA
1 SLOT

22
Power
Switch
TPS2211A

28
Mini-PCI
802.11a/b/g

25
RJ45
CONN

24,25
10/100 RTL8100C

25
RJ11
CONN

30
MODEM
MDC Card

MIC IN²⁸

26
AC'97 CODEC
AD1981B

LINE OUT

27
OP AMP
G1420B

2CH SPEAKER

31
KBC
NS97551

32
Touch
Pad

32
Int.
KB

20
Thermal
& Fan
G768D

33
FlashRom
4Mb
(512kB)

14
LCD

13
TVOUT

15
CRT

30
USB x 2

21
HDD

21
DVD/
CD-RW

37
SYSTEM DC/DC
MAX1999

INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_S5

38,39
SYSTEM DC/DC
TPS5130

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D2V_S0 2D5V_S3

35
MAXIM CHARGER
MAX8725

INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A 5V 100mA

36
CPU DC/DC
MAX1907

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844-1.3V 27A

PCB LAYER

- L1: Signal 1
- L2: GND
- L3: Signal 2
- L4: Signal 3
- L5: VCC
- L6: Signal 4

ICH6-M Integrated Pull-up
and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/PB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs


ICH6-M IDE Integrated Series
Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

Power name description

5V_S0= 5 Voltage power up on system work(S0 state)
5V_S3= 5 Voltage suspend to RAM(S3 state)
5V_S5= 5 Voltage soft off(S5 state)
3D3V_S0= 3.3 Voltage power up on system work(S0 state)
3D3V_S3= 3.3 Voltage suspend to RAM(S3 state)
3D3V_S5= 3.3 Voltage soft off(S5 state)
LVDDR_2D5V= 2.5 Voltage power up on system work(S0 state)
2D5V_S3= 2.5 Voltage suspend to RAM(S3 state)
2D5V_S0= 2.5 Voltage power up on system work(S0 state)

VCC_CORE_S0= CPU VID Voltage power up on system work(S0 state)
1D5V_VCCA_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S5= 1.5 Voltage soft off(S5 state)
DDR_VREF_S3= 1.25 Voltage suspend to RAM(S3 state)
1D25V_S0= 1.25 Voltage power up on system work(S0 state)
1D2_VGA_S0= 1.2 Voltage power up on system work(S0 state) for VGA
1D05V_S0= 1.05 Voltage power up on system work(S0 state)
CORE_GMCH_S0= 1.05 Voltage power up on system work(S0 state) for ALVISO core power
VCCP_GMCH_S0= 1.05 Voltage power up on system work(S0 state)for ALVISO BUSIO power



PCI RESOURCE TABLE

DEVICE	IDSEL	PCI IRQ	REQ# / GNT#
Mini-PCI	AD21	P_INTE#	REQ0# /GNT0#
Cardbus Controller TI PCI1510	AD22	(CARBUS)P_INTG#	REQ1# /GNT1#
LAN	AD23	P_INTE#	REQ2# /GNT2#

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size A3


Document Number


Leopard

Rev -2

Date: Thursday, December 09, 2004

Sheet 2 of 41








VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.





Alviso Strapping Signals and Configuration


REV.NO. 1.0
REF. NO. 15577 page 183

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 101 = FSB400 others = Reversed
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	0 = DDR2 1 = DDR1 (Default)
CFG7	CPU Strap	0 = Reserved 1 = Dothan (Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reserve Lanes 1 = Normal (Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	GMCH core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present(Default) 1 = SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK in signal.



2/10 HMI-SC
Intel Sightings
issue 54489




For
Banias/Celeron-M:R1079=DUMMY
For Dothan A:R1079=DUMMY
For Dothan B:R1079=0R

ALVISO-GM:71.0GMCH.08U
ALVISO-PM:71.0GMCH.0BU
ALVISO-GML:71.0GMCH.0JU

WWW.AliSaler.Com

Alviso will provide SDVO_CTRLCLK and CTRLDATA pulldowns on-die


- 9,15,18,40 2D5V_S0
- 9,10,11,12,38,39,40,41 2D5V_S3
- 5,9,17,18,38,39,41 1D5V_S0
- 6,9,10,40,41 CORE_GMCH_S0
- 11,40 DDR_VREF_S3




Strapping

CFG[17:3] have internal pullup resistors.
CFG[19:18] have internal pulldown resistors

SUPPORT DDR333 ONLY





71.0GMCH.AJU




71.0GMCH.AJU

INTEL SUGGEST











Title			
DDR Serial/Terminator Resistor			
Size A3	Document Number		Rev
	Leopard		-2
Date: Thursday, December 09, 2004	Sheet	12	of 41





PA & PR diffent parts

32 802_BT_LED#

Q18

OUT 3

GND 1

IN 2

DTC114EUA-U1

802_BT_LED

D20

2

802_ACT_LED 29

1

BT_LED 25

CH715F

7/17

31 CAPS_LED

2

IN

Q6

R1

R2

3 OUT

1 GND

DTC114EUA-U1

CAPS_LED#

31 NUM_LED

2

IN

Q19

R1

R2

3 OUT

1 GND

DTC114EUA-U1

NUM_LED# 32

31 MUTE_LED

2

IN

Q17

R1

R2

3 OUT

1 GND

DTC114EUA-U1

MUTE_LED# 32

31 CHG_LED

2

IN

Q12

R1

R2

3 OUT

1 GND

DTC114EUA-U1

CHG_LED#

31 PWR_LED

2

IN

Q11

R1

R2

3 OUT

1 GND

DTC114EUA-U1

PWR_LED# 32

IDE_LED#

HDD_LED# 21

CDROM_LED# 21

緯創資通

Wistron Corpora

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsin Taipei Hsien 221, Taiwan, R.O.C.

Title


Inverter/LCD

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<i>Inverter/LCD</i>			
Size A3	Document Number		Rev
	<i>Leopard</i>		-2
Date:	Thursday, December 09, 2004	Sheet 14 of	41


CRT CONN

CRT



CRT












Ver.	PCB_VER0	PCB_VER1
DB	0	0
SI	0	1
PV	1	0
MV	1	1



REF	FUNCTION	DEFAULT	OPTIONAL OVERRIDE
R7F9	No Reboot	NO_STUFF	STUFF
R7F8	A16 Swap Override	NO_STUFF	STUFF
R7F7	Boot BIOS	NO_STUFF	STUFF

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





SMBUS (ICH6 ---> SODIMM, CLKGEN)







Put these two Caps near the thermal diode.




180 ms after VCC_G768 > 4.38v, p2, 7



$$R_{set} = 83793 / (T + 273) - 211.3569 + 129890 / (T + 273)^2$$



R22K SET TO 85°C
Must close to MAX6509





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			G768D
Size	Document Number	Leopard	
A3		Rev -2	
Date:	Thursday, December 09, 2004	Sheet	20 of 41

HDD Connector




CDROM




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			HDD / CDROM	
Size	Document Number	Leopard		Rev
A3				-2
Date:	Thursday, December 09, 2004	Sheet	21	of 41


```
Internal : 1uF bypass cap
External : 0.1uF bypass
cap
```





Bypass/Decoupling Capacitors
Should be places as close to
PCI1510 as possible










Power switch



PCMCIA Socket






Blue thumb

BC0EX2 connect to PCI_AD22 on main board.
BC0EX1 connect to ICH_PME# on main board.




Please close to ICH6

POWER SWITCH




10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6


10/100M Lan Transformer




1. route on bottom as differential pairs.
2. Tx+Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.








```
1st source : 20.D0151.102
2nd source : 21.D0010.102
```






Speaker





MINI-PCI






The symbol use 2nd source
 The P/N is the main source
 Main source:62.10032.001
 2nd source:62.10032.031


3,5,7,9,11,13,14,16,17,18,19,20,21,22,24,26,28,30,31,32,36,38,40,41 3D3V_S0
 14,15,18,19,20,21,22,26,27,32,36,39,40,41 5V_S0


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title MINI-PCI	
Size A3	Document Number
Date: Thursday, December 09, 2004	Sheet 29 of 41
Rev -2 Leopard	


USB POWER





MDC Connector



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
USB / MDC CONN.	
Size	Document Number
A3	Leopard
Date: Thursday, December 09, 2004	Sheet 30 of 41
Rev	
-2	




INTERNAL KEYBOARD CONNECTOR



the matrix table for PCB


	PA	PR
FF	00	01
DF	10	11

	NONE Quick Play	Quick Play
MATRIXID1#	0	1




SB-32-01

LAUNCH Board




TouchPad Connector





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	KEYBOARD/TOUCH PAD/Launch key		
Size	Document Number	Rev	
A3		Leopard	-2
Date: Friday, December 10, 2004	Sheet	32	of 41




KBC_D[0..7] 31






BATTERY CONNECTOR




```
1st source : 20.80250.006
2nd source : 20.80278.006
```



If Charger is MAX1909,dummy them.

If Charger is MAX8725,dummy them.



CPU_CORE-MAX1907 8/




Deeper Sleep Voltage : 0.748V
, S0=L, S1=H, S2=Open,

Boot-up Voltage : 1.2V
 , B0=L, B1=L, B2=Open

VID						Vscore
VID5	VID4	VID3	VID2	VID1	VID0	v
0	1	0	1	1	1	1.34
0	1	1	0	0	0	1.32
0	1	1	0	1	0	1.29
0	1	1	1	0	0	1.26
0	1	1	1	0	1	1.24
0	1	1	1	1	1	1.21
1	0	0	0	0	1	1.18
1	0	0	0	1	1	1.14
1	0	0	1	1	0	1.10
1	0	1	0	0	1	1.05
1	0	1	0	1	1	1.02
1	0	1	1	1	0	0.97





WWW.AliSaler.Com

TI TPS5130 for 2.5V, 1.5V, 1.05V.

(1D5V=>CH1 , 2D5V=>CH2 , 1D05V
=>CH3)

For 1.5V
SETTING=1.517V

For 2.5V
SETTING=2.516V

For 1.05V
SETTING=1.061V

5V_AUX

5V_AUX

5V_AUX

5V_AUX

5V_AUX

5V_AUX

7/30

PWM_2D5V

PWM_1D05V

PWM_1D05V

5V_AUX

5V_AUX

5V_AUX

5V_AUX

5V_AUX

5V_AUX











5V_AUX

5V_AUX

5V_AUX

5V_AUX

5V_AUX



TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

TPS5130

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V


For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V

For 1.5V
SETTING=1.505V



OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V

OCP_1.05V



OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V

OCP_2.5V



OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V

OCP_1D5V


OCP_1D5V

OCP_1D5V


OCP_1D5V

OCP_1D5V

TI TPS5130 for 2.5V, 1.5V, 1.05V
(2D5V=>CH1 , 3D3V=>CH2 , 5V =>CH3)





1.5V_S5 (For ICH6)





Power budget: 1.25V/2.2A peak (For DDR1_VTT)

1D25V / 1A




- 14,35,37,38,40,41 DCBATOUT
- 17,18,19,24,29,31,35,37,40 3D3V_S5
- 14,35,37,38 5V_AUX
- 18 1D5V_S5
- 7,9,10,11,12,38,40,41 2D5V_S3
- 14,15,18,19,20,21,22,26,27,29,32,36,40,41 5V_S0
- 12 1D25V_S0

FOR GMCH Power



FOR DDR Power

Run Power



Suspend Power

